Other articles


  1. SoC Article 09: Hardware Description Languages and RTL Design

    How SoC hardware is described in code: the fundamental difference between sequential software and parallel hardware, RTL vs behavioural vs structural design, SystemVerilog key constructs, FSMs, testbenches, assertions, and the synthesis step that turns RTL into gates.

    read more

social